Allow unaligned memory operands with SSE instructions (this may require setting a configuration bit in the processor).